The effect of Cu local interconnect on intrinsic gate delay is analyzed. Beyond the 70-nm node, the intrinsic gate delay is limited by the local interconnect by taking account of electromigration in fine routings. Developments of materials and processes with improved electromigration for local interconnect are required.
Introduction
An increase in clock frequency representative of LSI performance is attributed to a decrease in MOS transistor delay, which decreases by S −1 where S is the scaling factor (S > 1). In addition, the interconnect delay also affects the clock frequency. If all cross-sectional interconnect dimensions are scaled by the same factor as used for the transistors (ideal scaling), the delay time of global interconnect increases by S 2 S 2 C where S C is the scaling factor for the chip size (S C > 1). 1) Cu interconnect and low-k materials have been introduced to cope with the interconnect delay. 2, 3) By contrast, the influence of the local interconnect delay on LSI performance has been disregarded due to its constant value in the ideal scaling. The current density of local interconnect increases by S, which needs an improved electromigration with scaling. However, the electromigration failure lifetime decreases with decreasing line width. 4) This means that the ideal scaling is inapplicable to the local interconnect. Thus, in this paper, new scaling scenarios for allowing the local interconnect to relax the current density with the same increase in packing density as that of transistors are proposed. The intrinsic gate delay, taking into account the local interconnect, is modeled and analyzed by numerical simulation.
Scaling Scenario
In the ideal scaling, all cross-sectional dimensions such as line width W INT 
Delay Modeling
The effect of local interconnect on signal delay is evaluated not by the product of routing resistance R INT and routing capacitance C INT , but by an equivalent circuit including transistors and local interconnect. Figure 1 shows an inverter-chain circuit that is a basic component of LSIs. The signal delay of the inverter-chain is evaluated using the equivalent circuit (Fig. 2) , where R TRS , C D , and C G represent the on-resistance, drain capacitance, and gate capacitance of MOS transistors, Line space,
Line length, respectively. Figure 3 gives an approximation for the signal delay by considering a negligible value of R INT to R TRS . Thus, the signal delay is simply evaluated by the product of R TRS and parasitic capacitance (C TRS (= C D + C G ) + C INT ). Figure 4 shows a local interconnect model to evaluate the routing capacitance. Routings INT L and INT R are arranged in parallel with routing INT C . All the routings are formed above the silicon-substrate, and a field-oxide insulator with a thickness of D FOX is in-between. The value of routing capacitance is obtained by using CLEVER, 5) a three-dimensional electrostatic field solver. Table 2 lists simulation parameters.
Results and Discussion

Routing capacitance
Dependence of routing capacitance per unit length on technology node X TN , plotted in . Therefore, relaxation of the current density increases the routing capacitance. The transistor capacitance C TRS decreases by S −1 , thus suggesting that the routing capacitance C INT will limit the intrinsic gate delay in shorter technology nodes.
Scaling of C TRS and C INT
A quantitative comparison between the transistor capacitance C TRS and routing capacitance C INT is graphed in Fig. 6 and S 1 for QS and IS, respectively, developments of materials and processes with an increase in electromigration by more than S 1/2 are indispensable.
Conclusion
The influence of a Cu local interconnect on signal delay in connection with its electromigration has been analyzed.
The current densities in the ideal, quasi-ideal, and constant-J scaling scenarios decrease by S 1 , S 1/2 , and S 0 , whereas the routing capacitances increase by S −1 , S −2/3 , and S −1/3 , respectively. Beyond the 70-nm node, the intrinsic gate delay is limited by the local interconnect in the constant-J scaling. This requires developments of interconnect materials and processes with improved electromigration.
